PATENT APPLIÇATION TRANSMITTAL LETTER (Large Entity)

Docket No.

INTL-0304-US

TO THE ASSISTANT COMMISSIONER FOR PATENTS

ransmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

APEX I. EYDELBERG

cc:

For: DYNAMICALLY LINKED BASIC INPUT/OUTPUT SYSTEM

						Jag
Enclosed are:						
	-	ss Mail Mailing La	abel No. El	L5150891	192US	
⊠ Six (6)		drawings.				
A certified copy			application.			
☑ Declaration	☒ Signed.	☐ Unsigned.				
☑ Power of Attorne	-	,				
☐ Information Disc		nt				
☐ Preliminary Ame ☑ Other: Records		r Sheet, Assignme	nt and abaak	for ¢40		
	ition Form Cove	r Sheet, Assignme	nt and check	tur \$40		
10.74 H		CLAIMS	AS FILED			
For	#Filed	#Allowed	#Extra		Rate	Fee
Total Claims	30	- 20 =	10	х	\$18.00	\$180.00
Indep. Claims	3	- 3 =	0	x	\$78.00	\$0.00
Multiple Dependent	Claims (check	if applicable)				\$0.00
HpA 11500 Hp Name					BASIC F	EE \$760.00
The state of the s					TOTAL FILING F	EE \$940.00
A check in the a	mount of	5940.00 to 0	cover the filing	n foo is s	nclosed	
, , , , , , , , , , , , , , , , , , , ,		thorized to charge		-		50A
	•	-		•	20-15	104
as described below. A duplicate copy of this sheet is enclosed. ☐ Charge the amount of as filing fee.						
☑ Credit any overpayment.						
☐ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.						
☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance,						
pursuan	t to 37 C.F.R. 1	.311(b).				
D-4-1-20 1 41	7 1000					$\overline{}$
Dated: December 1'	7, 1999		+		Signature	/
			Z Ti	mothy N	. Trop. Reg. No. 28,994	•
			Tı	op, Prun	ier, Hu & Miles, P.C.	
					Freeway, Suite 100	
					Texas 77024 468-8880	

Fax: (713) 468-8883

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE:

DYNAMICALLY LINKED BASIC INPUT/OUTPUT

SYSTEM

INVENTOR: ALEX I. EYDELBERG

Express Mail No.: EL515089192US

Date: December 17, 1999

10

15

20

DYNAMICALLY LINKED BASIC INPUT/OUTPUT SYSTEM

Background

This invention relates generally to processor-based systems and particularly to basic input/output systems.

A basic input/output system (BIOS) is a set of software routines that test hardware at start up, start the operating system and support the transfer of data among hardware devices. Conventionally, BIOS is stored in a read only memory (ROM) so that it can be executed when a processor-based system is turned on.

BIOS is conventionally monolithic, in that the files making up the BIOS are not separately accessible. The BIOS is generally loaded as a whole and executed as a whole. This simplifies the operation of the BIOS and may, in some cases, when relatively simple processor-based systems are involved, speed the execution of the BIOS and improve the speed at which a system boots up.

However, with the advent of increasingly more complex functions implemented by increasingly lower cost systems, the demands on BIOS have increased. The proliferation of a variety of different types of BIOS and a variety of processor-based systems from very simple systems to extremely complex multiprocessor systems, have increased the demands on the BIOS.

10

15

20

Thus, there is a need for a BIOS which is capable of implementing more elaborate capabilities.

Summary

In accordance with one aspect, a method includes executing a first basic input/output system module. The method also includes dynamically linking to a second basic input/output system module.

Other aspects are set forth in the accompanying detailed description and claims.

Brief Description of the Drawings

Figure 1 is a block depiction of a processor-based system in accordance with one embodiment of the present invention;

Figure 2 is a BIOS map for a distributed BIOS system in accordance with one embodiment of the present invention;

Figure 3 is a schematic depiction of a preboot authentication system in accordance with one embodiment of the present invention;

Figure 4 is a flow chart for implementing one embodiment of the present invention;

Figure 5 is a flow chart for implementing another embodiment of the present invention;

Figure 6 is a schematic depiction of a module in accordance with one embodiment of the present invention;

10

15

20

25

Figure 7 is a schematic depiction of a descriptors table for accessing modules in accordance with one embodiment of the invention; and

Figure 8 is a flow chart for software for implementing dynamic linking of BIOS modules in accordance with one embodiment of the present invention.

Detailed Description

Referring to Figure 1, a processor-based system 10 may include a processor 12 coupled to an interface 14. The interface 14 may a bridge or a part of a chipset, as examples. The interface 14 may be coupled to a graphics controller 18, for example, by an accelerated graphics port (AGP) bus 16. (See Accelerated Graphics Port Interface Specification, Rev. 1.0, published July 31, 1996 by Intel Corporation, Santa Clara, California.) The controller 18 may control a display 20. The interface 14 may also be coupled to the system memory 22.

The interface 14 may also be coupled to a bus 24. In one embodiment of the present invention, the bus 24 is a Peripheral Component Interconnect (PCI) bus which is compliant with the PCI Local Bus Specification, Rev. 2.1, June 1, 1995 available from the PCI Special Interest Group, Portland, Oregon 97214.

The bus 24 may be coupled to an interface 26 which may also be part of a chipset and which may be implemented by a bridge as examples. A legacy bus 42 may be coupled to the

interface 26. Also coupled to the interface 26 is a hard disk drive 28 which may store basic input/output system (BIOS) module 30. A module is a file that need not meet any of the requirements normally associated with a Disk Operating System (DOS) file.

Also coupled to the legacy bus 42 is a network interface (NIC) card 32 that allows the system 10 to connect to a server 36 over a network 34. For example, in one embodiment of the present invention, the connection to the network and the assignment of Internet Protocol (IP) addresses may be handled using Dynamic Host Configuration Protocol (see Request for Comments (RFCs) 1534, 2131 and 2132 available at www.ietf.org) (DHCP). The server 36 may include a storage device 38 which also stores BIOS module 40.

Also coupled to the legacy bus 42 is a BIOS read only memory (ROM) 50 that may store additional BIOS module 52. In some embodiments of the present invention, additional BIOS file storage devices may be coupled to the bus 42 through the interface 44. For example, a smart card reader 46 may be coupled to the bus 42. The smart card reader may read a smart card which stores a BIOS module, as indicated at 48. A more detailed description of the operation of smart cards and smart card readers, also known as integrated circuit cards (ICCs) and interface devices (IFDs) is set forth in the Interoperability Specification

10

15

20

25

for ICCs and Personal Computer Systems Developed by the PC/SC Work Group, Rev. 1.0, published in December 1997.

The BIOS, which normally would be stored before execution entirely on the BIOS ROM 50, may be distributed among a plurality of modules stored in a plurality of storage devices. Referring for example to Figure 2, the unexecuted BIOS may be made up of BIOS module 52 stored in the ROM 50, BIOS module 40 stored in the storage 38 associated with the server 36 and BIOS module contained on a smart card 48 read by a card reader 46. Not only may the BIOS be stored in devices accessible over the legacy bus 42, BIOS modules may also be stored on devices accessible through the bus 24 as well.

While an illustrated embodiment discloses a system in which a distributed BIOS is utilized (BIOS modules are distributed among a variety of different memory types and locations), in some embodiments of the present invention, all of the BIOS modules may be stored on the same memory. For example, any one of the BIOS storing memories illustrated in Figure 1 may store all of the BIOS modules. For example, in one embodiment of the present invention, the BIOS ROM 50 may store all the BIOS modules prior to execution.

The control of the various modules may be undertaken by an interpreter 52a which, in one embodiment of the present invention, may be stored on the BIOS ROM 50. The

10

15

20

25

interpreter 52a contains all the directions to the various BIOS modules. It reads the various instructions and provides instructions about what to do under various circumstances. Thus, the interpreter 52a may be responsible for conditionally integrating the BIOS functions into an overall BIOS operation.

One example of an application of such a distributed BIOS system involves preboot authentication services (PAS). It should be understood however, that the application of distributed BIOS to PAS is merely an example of one application which may be implemented using a distributed BIOS system and is not intended to be limiting in any way.

PAS provides different levels of authentication depending on the status of the processor-based system. For example, if the processor-based system 10 is connected to the network 34, the possibility of compromising system resources is much higher than if the system 10 were operated on a stand-alone basis without connection to network 34 resources. Therefore, in order to provide protection for those network resources, the authentication protocols for a new user may be implemented variably depending on the system state--in this case whether or not the system 10 is connected to a network 34.

With PAS, some parts of BIOS are optional, not only in terms that they need not be executed but also because they may not exist at all or they may exist conditionally

10

15

20

25

depending on a system state. In one example, the system state may be whether or not the system is connected to a network. Authentication requirements may be lowered when there is no desire to link to the network.

In PAS, when the system 10 is linked to the network 34, for example through a local adapter or NIC 32, this connection may be recognized, and the BIOS may control the nature of the authentication. This detection of a network connection may be provided through the NIC 32 or, for example in the case of mobile systems, when the mobile system is docked to a docking bay.

Once network resources may be accessed, the authentication requirements may be increased. For example, there may be a token file which is also part of BIOS which may be placed on a network storage 38 such as a network drive rather than on the local system storage such as the BIOS ROM 50. The BIOS module 40 may be requested by the local system 10, loaded and executed for use in authentication. Similarly, the system 10 may require the use of smart card authentication in one embodiment of the invention. Again, the PAS system may provide different levels of authentication that may specify, not only the entry of conventional tokens such as passwords, but also the use of a smart card, depending on whether or not the system 10 is connected to the network 34.

In one embodiment of the present invention, the BIOS module 40 may constitute a network bootstrap program (NBP). NBPs are remote boot images which may be downloaded by a client by way of trivial file transfer protocol (TFTP). TFTP is an industry standard Internet protocol to enable the transmission of files across the Internet. (See RFC 1350, available at www.ietf.com.) Other file transfer protocols may be utilized as well. The operation of a system which uses TFTP and NBPs is described in the Preboot Execution Environment (PXE) Specification, Version 2.1, dated September 20, 1999 by Intel Corporation, Santa Clara, California (available at www.intel.com).

pxE allows for remote new system startup. PXE provides a uniform protocol for the client to request the allocation of a network address and subsequently address the download of an NBP from a network boot server. It also provides a set of application program interfaces (APIs) available on the client's preboot firmware environment that constitute a set of services that can be employed by the NBP or the BIOS. Finally, PXE provides a standard method of initiating the preboot firmware to execute the PXE protocol on the client. A newly installed network client may enter a heterogeneous network, acquire a network address from a DHCP server and then download an NBP to set itself up. Thus, with PXE, a client such as the system 10 may be connected to a network in an automatic fashion, in

10

15

20

25

the boot sequence, enabling the acquisition of a BIOS module from a remote network 34 during the boot process.

Turning now to Figure 3, the BIOS may begin with the initialization of the processor 12, the memory, any chipsets and the like as indicated in block 54. This is the beginning of the boot process. Next, a connection to a network 34 may be detected as indicated in block 56. The detection of the network may be done through the PXE protocol. Since PXE is used to connect to the network during post and the pre-operating system space, an integrated NIC may be polled to determine whether a network connection has been automatically set up through the PXE protocol. An PXE API may be provided that polls the PXE related files to determine the network status.

Next, as shown in block 58, the user authentication data may be captured and stored. Of course, the nature of the user authentication data may differ depending on whether the system is connected to a network. Thus, authentication data may come over the network 34 or from the storage 50 depending on the state of the system 10.

After the user has been authenticated, a key may be obtained from protected storage. The key may be sent over a hard disk drive 28, in accordance with one embodiment of the present invention.

The OS is loaded, partitions are checked, and integrity is determined as indicated in block 62. In the

10

15

20

25

post-operating system or post-OS space, the user may again be authenticated using operating system protocols as indicated in block 64. If encryption is built into the operating system, setup keys for encryption and decryption may be implemented in some embodiments as indicated in block 66.

Referring to Figure 4, in accordance with one embodiment of the present invention, a distributed BIOS file system 52 may be executed by determining what system state exists as indicated in diamond 72. Again, this information may be obtained using the PXE protocol.

Depending on the system state (which in one embodiment of the present invention may be whether or not the system is connected to a network), a first BIOS module may be loaded as indicated in block 74 and executed as indicated in block 76. If a different system state exists, a second module may be loaded as indicated in block 78. Thereafter, this module may then be executed as indicated in block 80.

Thus, depending on the system state, either a first or a second module may be located and loaded. Those modules may or may not be distributed with respect to one another in that one of the modules, before execution, may be located in a storage different from the other of the modules. The modules may be loaded and executed under the direction of the interpreter 52a in one embodiment of the present invention.

10

15

20

25

Referring next to Figure 5, the application of these principles in a PAS embodiment may begin by determining whether the system 10 is coupled to the network 34 as indicated in diamond 84. If so, the BIOS module 40 may be downloaded from storage 38 associated with the server 36 over the network 34. In this case, because the system is network connected, not only may a name be required, but a personal identification number (PIN) may also be required as well. Alternatively, other heightened security procedures may be invoked such as a requirement of the use of a smart card and smart card reader 48 and 46.

If the system is not network connected, a BIOS module may be loaded from the ROM 50. Since the system is not network connected, a more limited authentication protocol may be implemented, for example requesting only a PIN without a name as indicated in block 92.

In some embodiments of the present invention, the BIOS may be broken down on logically self-encapsulated modules. The execution and the presence of each module is optional. A particular module may be present (or not) depending on system state, and the needs of a particular system. Similarly, a particular module may be executed or it may be skipped depending on the system policy, user choice or what is actually present on a particular system.

For example, if a laptop computer is not connected to docking station and some BIOS modules are on the docking

10

15

20

25

station, those files may not be available to be executed. For example, a docking station may contain a smart card reader which may be used for authentication when the computer is connected to the docking station. Thus, the system state may change what may be executed.

In some embodiments of the present invention, the distributed BIOS modules may be linked dynamically. A loader may be utilized to load the needed executable BIOS modules wherever located.

Referring to Figure 6, a given functional module 108 may have a predefined structure in accordance with one embodiment of the present invention. The module 108 may include a header 98 and the header 98 may include an entry point 100 which provides directions to locate one or more functions enabled by the module 108. Thus, the entry point 100 may include a direction 102 to code 104 for a first function implemented by a module and a direction 106 which directs the flow to a code 107 for a second function defined within the module 108. Thus, once the entry point 100 to the module 108 is located, its functions may be exposed.

The entry points for each module, as an offset from the module's base address, are generally stored in other modules. Thus, if a first module, that stores an offset to an entry point for a second module, finds the base memory address for the second module, the first module may link to

10

15

20

25

the second module, in one embodiment of the present invention. A base memory address is defined by a shared descriptor table 100, shown in Figure 7. The descriptor table 100 stores information 112 about the base address 114 for one or more modules 108. For example, the descriptor table 100 may provide information 112 sufficient to locate the base address 114 of one or more modules 108. Thus, the descriptor table 100 may have information 112a which locates the base address 114a of the module 108a.

Once the base address is located, the entry point can be determined from the offset. The offset provides the information about where the entry point is located in the module relative to the base address of the module. Once the entry point is determined, any function within the module may then be located.

The memory base address 114 is a segment address which is defined at run time. More particularly, depending on where a particular module 108 ends up being stored, the base address is provided to the descriptor table 100. The table 100 may then be checked by any module attempting to link to another module to locate the base address of a particular module.

Thus, each module may export its entry point. It may do this by providing information about the structure of its header, naming conventions, length of the header, and check sums and finally an offset from a base address to the entry

10

15

20

25

point within the header. At run time, the segment address where the module was stored (and in particular its base address) is known. The segment address points to the location of the base address. The segment address information 112 may then be stored in the descriptor table 100.

This allows the system processor to find appropriate free memory space to store the modules. An appropriate space is one which has sufficient size to store a given functional module 108 as expanded.

Referring next to Figure 8, the flow 110 for linking BIOS modules begins by compiling a BIOS module 108, as indicated in block 112. A header is then attached to the functional BIOS module as indicated in block 114. The header provides the function number that is used to locate particular functions implemented by the module. The entry point information is exported (block 116) from one module to other modules.

At run time, the system processor finds an appropriate free memory space to store each module, as indicated in block 118. An appropriate space is one which has sufficient size to store the given functional BIOS module as expanded. The information 112 to locate the base address of the module is prepared (block 120), as indicated in block 120, and the functional BIOS module 108 is loaded into the free memory space at the base address (block 122).

15

20

25

Thereafter, the module may be called by another module as indicated in block 124.

A module is called by accessing its segment address from the descriptor table 100. This information, together with the entry point, produces the information needed to locate each function, by function numbers, supported by the called module.

In this way, one or more functional BIOS modules may be called by any other BIOS module to implement features which may or may not be desired in any particular system at any given time. For example, a PAS feature may or may not be utilized. A given module may be loaded and linked up depending on whether the system is network connected. For example, if the system is network connected, a functional BIOS module may be dynamically linked which provides enhanced authentication features.

As another example, a set-up feature may be selectively called up as a dynamically linked functional module in some cases. The set-up module may allow the user to input system set-up preferences such as power management, the source for booting (such as a floppy or hard disk drive), enabling specialized features such as hot docketing or any of a variety of configurational preferences. The set-up functional BIOS module may be called at run time depending on a system configuration or a

10

15

20

25

user preference. It may be called by dynamically linking in the fashion described above.

As one additional example, the present invention may implement a so-called quiet boot feature. In quiet boot, the user elects not to see messages that come from BIOS during the boot process. These messages may be obscure (such as that the memory has been successfully initialized). Instead, the user may receive a bit mapped image on the screen during the boot process, replacing the BIOS messages. However, the bit map may use a lot of memory space. Thus, some users may want quiet boot and some may not.

In one embodiment of the present invention, after the user indicates whether or not the user wishes quiet boot in an original set up screen, the bit map files may be loaded only in those cases where the user actually has elected quiet boot and may not be loaded from a remote storage location in other cases. Thus, selected execution saves storage space except in those cases where the feature is actually utilized. This may be of considerable cost importance, since BIOS may be stored for example on flash memory and the flash memory may be used up by the bit mapped files.

Some embodiments of the present invention have the ability, at run time, to load a piece of code and execute it, and then thereafter to reuse the memory space

10

previously used by that code, freeing up additional memory space occupied by such code for reuse. Moreover, BIOS modules may be loaded and executed on demand based on user preferences or conditionally based on system configuration, in some embodiments of the present invention.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

What is claimed is:

2

3

4

5

- 1. A method comprising:
 2 executing a first basic input/output system
 3 module; and
 4 dynamically linking to a second basic
- The method of claim 1 further comprising:
 storing said first module of a basic input/output
 system for a processor-based system on a first storage
- 4 device prior to execution;

input/output system module.

- storing said second module of the basic
 input/output system on a second storage device prior to
 execution; and
- enabling said second module to be executed

 conditionally depending on a state of said processor-based

 system.
 - 3. The method of claim 2 wherein storing said second module includes storing said second module in a storage associated with a network server accessible to said processor-based system over a network.
 - 1 4. The method of claim 1 further including detecting 2 said system state during the boot sequence.

- 5. The method of claim 4 including detecting whether or not the system is connected to a network during the boot operation.
- 1 6. The method of claim 1 including dynamically
 2 linking to one of a plurality of modules, and exporting an
 3 offset to an entry point in one module to another module.
- 7. The method of claim 6 including storing a secondary entry point in a module to locate a function within the module.
- 1 8. The method of claim 7 including developing a 2 segment address for said second module at run time.
- 9. The method of claim 8 including providing a descriptor table which indicates a segment address for said second module.
- 1 10. An article comprising a medium for storing
 2 instructions that cause a processor-based system to:
 3 execute a first basic input/output system module; and
 4 dynamically link to a second basic input/output system
 5 module.

2

3

4

5

6

- The article of claim 10 further storing 11. 1 2 instructions that cause a processor-based system to: access said first module of a basic input/output 3 system on a first storage device; 4 access said second module of the basic 5 input/output system on a second storage device; and 6 execute said second module conditionally 7 depending on the state of said processor-based system. 8
- 1 12. The article of claim 11 further storing
 2 instructions that cause a processor-based system to access
 3 said second module in a storage associated with a network
 4 server accessible to said processor-based system over a
 5 network.
- 1 13. The article of claim 11 further storing
 2 instructions that cause a processor-based system to execute
 3 said second module conditionally depending on whether or
 4 not the processor-based system is coupled to a network.
 - 14. The article of claim 11 further storing instructions that cause a processor-based system to selectively access either a first module setting forth a first authentication protocol in a first storage device or a second module setting forth a second authentication protocol in a second storage device.

- 1 15. The article of claim 11 further storing
- 2 instructions that cause a processor-based system to
- 3 dynamically link said first and second modules.
- 1 16. The article of claim 11 further storing
- 2 instructions that cause a processor-based system to detect
- 3 said system state during the boot sequence.
- 1 17. The article of claim 16 further storing
- 2 instructions that cause a processor-based system to detect
- 3 whether the system is connected to a network during the
- 4 boot operation.
- 1 18. The article of claim 11 further storing
- 2 instructions that cause a processor-based system to
- 3 dynamically link to one of a plurality of modules using
- 4 offsets to entry points in said modules.
- 1 19. The article of claim 18 further storing
- 2 instructions that cause a processor-based system to store a
- 3 secondary entry point in a module to locate a function
- 4 within the module.

- 1 20. The article of claim 19 further storing
- 2 instructions that cause a processor-based system to develop
- 3 a segment address for said second module at run time.
- 1 21. The article of claim 20 further storing
- 2 instructions that cause a processor-based system to provide
- 3 a descriptor table which identifies the segment address for
- 4 said second module.
- 1 22. A processor-based system comprising:
- a processor;
- a first basic input/output system module
- 4 executable by said processor; and
 - a second basic input/output system module executable by said processor, said second module being dynamically linked to said first module.
- 1 23. The system of claim 22 including a detector that 2 detects a system state to determine whether said processor 3 executes said second module.
- 1 24. The system of claim 22 including a first storage
- 2 for said first module and a second storage for said second
- 3 module, said second storage being coupled to said
- 4 processor-based system over a network.

- 1 25. The system of claim 24 wherein said detector 2 detects information about network access.
- 1 26. The system of claim 25 wherein said first and 2 second modules include different authentication protocols.
- 27. The system of claim 26 wherein said processor executes said basic input/output system module on said second storage to implement a network authentication protocol.
- 1 28. The system of claim 22 wherein said first module 2 dynamically links to said second module, using an offset 3 exported from said second module.
- 1 29. The system of claim 28 wherein said first module 2 uses a secondary entry point to locate a function in said 3 second module.
- 1 30. The system of claim 22 wherein said processor provides a descriptor table which includes a segment address for said second module.

DYNAMICALLY LINKED BASIC INPUT/OUTPUT SYSTEM

Abstract of the Disclosure

A basic input/output system may include two modules one of which may be dynamically linked to the other. A first BIOS module may dynamically link to a second BIOS module. The BIOS modules may be stored in the same or different memories. One BIOS module may be executed conditionally. A function in a BIOS module may be dynamically linked through a header entry point.




FIG. 1

BIOS NETWORK (40) SMART CARD (48) ROM (52) INTERPRETER -52a

FIG. 2





FIG. 4








FIG. 5

FIG. 6








FIG. 8

Attorney's Docket No.: INTL-0304-US (P7882)

PATENT

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DYNAMICALLY LINKED BASIC INPUT/OUTPUT SYSTEM

the specification of which

X	is attached hereto.
	was filed on as
	United States Application Number
	or PCT International Application Number
	and was amended on
	(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sete in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's cartificate Issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign App	lication(s):		Priority Cla	imed
Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No
Number	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under	title 35, United	States Code,	Section 118	9(e) of the	United
States provisional application(s)					

(Application Number)	(Filing Dale)
(Application Number)	(Filing Dale)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

(Application Number)	Filing Date	(Status-patented, pending, abandoned)
(Application Number)	Filing Date	(Status-patented, pending, abandoned)

I hereby appoint Timothy N. Trop, Reg. No. 28,994; Fred G. Pruner, Jr., Reg. No. 40,779, Dan C. Hu, Reg. No. 40,025; Coe F. Miles, Reg. No. 38,559, and John R. Merkling, Reg. No. 31,716 my patent attorneys, of TROP, PRUNER, HU & MILES, P.C., with offices located at 8554 Katy Freeway, Ste. 100, Houston, TX 77024, telephone (713) 468-6880, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolda, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,425; my patent attorneys, of INTEL CORPORATION; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to <u>Timothy N. Trop.</u> TROP, PRUNER, HU & MILES, P.C., 8554 Katy Freeway, Ste. 100, Houston, TX 77024 and direct telephone calls to Timothy N. Trop. (713) 468-8880.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: ALEX I. EYDELBERG	
inventor's Signature: Adel	Date: 12/03/99
Residence: DALY CITY, CALIFORNIA	Clitzenship: U.S.
Post Office Address: 331 BARBARA LANE, DALY CITY, CALIFORNIA	94015

INTL-0304 -US (P7882)